PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

G02F 1/136

A1

(11) International Publication Number: WO 95/25983

(43) International Publication Date: 28 September 1995 (28.09.95)

US

(21) International Application Number: PCT/US95/03365

(22) International Filing Date: 17 March 1995 (17.03.95)

(30) Priority Data: 08/215,555 21 March 1994 (21.03.94)

(60) Parent Applications or Grants

(63) Related by Continuation
US
PCT/US93/08601 (CIP)
Filed on
10 September 1993 (10.09.93)
US
07/944,207 (CIP)
Filed on
11 September 1992 (11.09.92)

(71) Applicant (for all designated States except US); KOPIN CORPORATION [US/US]; 695 Myles Standish Boulevard, Taunton, MA 02780 (US).

(72) Inventors; and
(75) Inventors/Applicants (for US only): ZAVRACKY, Paul, M. [US/US]; 25 Beech Street, Norwood, MA 02062 (US). VU, Duy-Phach [US/US]; Apartment 54, 1559 Bay Street, Taunton, MA 02780 (US). DINGLE, Brenda [US/US]; 142 Lawndale Road, Mansfield, MA 02048 (US). ZAVRACKY, Matthew [US/US]; 580 May Street, North Attleboro, MA

02760 (US). SPITZER, Mark, B. [US/US]; 5 Mink Trap Lane, Sharon, MA 02067 (US).

(74) Agents: HOOVER, Thomas, O. et al.; Hamilton, Brook, Smith & Reynolds, Two Militia Drive, Lexington, MA 02173 (US).

(81) Designated States: CA, IP, US, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

With international search report.


Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: METHODS OF FABRICATING ACTIVE MATRIX PIXEL ELECTRODES

(57) Abstract

ŗ.

The present invention relates to methods of fabricating pixel electrodes (44) for active matrix displays including the formation of arrays of transistor circuits in thin film silicon (10) on an insulating substrate and transfer of this active matrix circuit onto an optically transmissive substrate (24). An array of color filter elements can be formed prior to transfer of the active matrix circuit that are aligned between a light source for the display and the array of pixel electrodes to provide a color display.



AP5

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BR	Belgium	GR	Greece	NL	Netherlands
BF	Burking Paso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic	SD	Sudan
CG	Congo		of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SI	Slovenia
CI	Côte d'Ivoire	KZ	Kazakhstan	8K	Slovakia
CM	Cameroon	LI	Licohtenstein	SN	Senegal
CN	China	LK	Sri Lanka	TD	Chad
C8	Czechoslovakia	LU	Luxembourg	TG	Tago
CZ	Czech Republic	LV	Latvia	T	Tajikistan
DE	Germany	MC	Monaco	TT	Trinidad and Tobago
DK	Denmark	MD	Republic of Moldova	UA	Ukrains
ES	Spain	MG	Madagascar	US	United States of America
FI	Finland	ML	Mali	UZ	Uzbokisten
FR	Prance	MN	Mongolia	VN	Viet Nam
GA	Gabon		-		**

METHODS OF FABRICATING ACTIVE MATRIX PIXEL ELECTRODES

Related Applications

This is a continuation-in-Part Application

5 International Application No. PCT/US93/08601 filed on
September 10, 1993 which is a Continuation-in-Part of U.S.
Serial No. 07/944,207 filed September 11, 1992, the
contents of which are incorporated herein by reference.

Background of the Invention

10 Active matrix displays are being developed which utilize liquid crystals or electroluminescent materials to produce high quality images. These displays are expected to supplant cathode ray tube (CRT) technology and provide a more highly defined television picture. The most promising route to large scale high quality liquid crystal displays (LCDs), for example, is the active-matrix approach in which thin-film transistors (TFTs) are co-located with LCD pixels. The primary advantage of the active matrix approach using TFTs is the elimination of cross-talk between pixels, and the excellent grey scale that can be attained with TFT-compatible LCDs.

Flat panel displays employing LCDs generally include five different layers: a white light source, a first polarizing filter that is mounted on one side of a circuit panel on which the TFTs are arrayed to form pixels, a filter plate containing at least three primary colors arranged into pixels, and finally a second polarizing filter. A volume between the circuit panel and the filter plate is filled with a liquid crystal material. This material will alter the polarization of light in the material when an electric field is applied across the material between the circuit panel and a ground affixed to the filter plate. Thus, when a particular pixel of the display is turned on, the liquid crystal material adjusts

light being transmitted through the material so that it will pass through the second polarizing filter.

The primary approach to TFT formation over the large areas required for flat panel displays has involved the use of amorphous silicon which has previously been developed for large-area photovoltaic devices. Although the TFT approach has proven to be feasible, the use of amorphous silicon compromises certain aspects of the panel performance. For example, amorphous silicon TFTs lack the frequency response needed for large area displays due to the low electron mobility inherent in amorphous material. Thus the use of amorphous silicon limits display speed, and is also unsuitable for the fast logic needed to drive the display.

Owing to the limitations of amorphous silicon, other alternative materials include polycrystalline silicon, or laser recrystallized silicon. These materials are limited as they use silicon that is already on glass which generally restricts further circuit processing to low temperatures.

Thus, a need exists for a method of forming high quality TFTs, driver circuits, and electrodes at each pixel of a panel display having the desired speed and providing for ease and reduced cost of fabrication.

25 Summary of the Invention

The present invention relates to panel displays and methods of fabricating such displays using thin-films of single crystal or essentially single crystal silicon in which transistors are fabricated to control each pixel of the display. These methods are used to fabricate transmissive displays such as liquid crystal projection displays, or alternatively, for emissive displays including electroluminescent (EL) displays, both of which

-3-

can be used for a variety of applications including head mounted displays.

For a preferred embodiment, the thin-film or transistor array is transferred onto an optically 5 transmissive substrate such as glass or transparent plastics. The transfer process typically involves attaching a transparent substrate to the circuit with an adhesive and removing the semiconductor substrate from the silicon-on-insulator (SOI) structure on which the SOI 10 structure containing the circuit is formed. embodiment, the thin-film single crystal silicon is used to form a pixel matrix array of thin-film transistors which actuate each pixel of an LCD. CMOS circuitry that is highly suitable for driving the panel display can be formed in the same thin-film material in which the transistors have been formed. The circuitry is capable of being fully interconnected to the matrix array using thin-film metallization techniques without the need for wires and wirebonding.

The pixel electrodes formed in the active matrix 20 display are made from a transparent conductive material such as indium tin oxide, or other metal oxides such as titanium dioxide or zinc oxide. Conductive nitrides, such as altiminium nitride, for example, can also be used. 25 These electrodes can, in certain preferred embodiments, be formed prior to transfer of the circuit onto a transparent substrate. Alternatively, in other preferred embodiments, the pixel electrodes can be formed after transfer of the active matrix circuit onto a transparent substrate. these latter embodiments vias are formed through the 30 insulating layer on which the transistor circuits are formed to conductively connect the pixel electrodes to their respective switching transistors. This also permits the electrodes to be fabricated over the transistor 35 circuits.

-4-

Another preferred embodiment of the invention includes the fabrication of color filter elements to form a color display. The color filter elements are preferably formed prior to transfer and are thus fabricated on the same side of insulating layer as the pixel electrodes, or alternatively, on the opposite side of the insulating layer as the pixel electrodes, or in a third alternative, are formed on the optically transmissive substrate prior to transfer of the circuit onto the substrate. The color filter elements can include blue, green and red regions of polyimide or other suitably pigmented material formed in a pattern that is aligned with the pixel electrode array in the resulting display device. Alternatively, a substractive color display can be formed using color filter elements having cyan, magenta and yellow pigments.

This structure for the color filter system permits the color filter elements to be placed in close proximity to the pixel electrodes. For transmissive systems in which the light is not highly collimated and the pixel size is small, that is, having a pitch between 10 microns and 100 microns and preferably in the range between 10 microns and 30 microns, it is desirable to minimize the distance between the filter element and the corresponding pixel electrode to reduce the propagation of off-axis light from a given pixel electrode through the filter element of a neighboring pixel. In the present system, the color filter elements are placed directly on the pixel electrode material, or alternatively, are positioned at a distance in the range of 1-10 microns from the pixel electrode, preferably in the range of 1-4 microns.

5

15

Brief Description of the Drawings

Figures 1A-1D illustrate a fabrication sequence of a preferred method of forming an active matrix liquid crystal display.

Figures 2A-2D illustrate a process sequence for forming the pixel electrodes of an active matrix display.

Figure 3 illustrates another preferred embodiment of a contact to a pixel electrode for a liquid crystal display.

10 Figures 4A-4D illustrate another preferred method of forming the pixel electrodes of an active matrix display.

Figure 5 illustrates a cross sectional view of a preferred embodiment of the invention in which the transistor contact extends to contact the pixel electrode.

Figures 6A-6D illustrate a process sequence in which the pixel electrode material directly contacts the semiconductor source or drain region.

Figure 7 is a cross sectional view in which the transistor contact to the pixel electrode fills a via through an insulating layer.

Figures 8A-8D illustrate a process sequence in which the pixel electrodes are formed after transfer of the active matrix circuit.

Figures 9A-9E illustrate a process sequence in which 25 regions of the insulating layer are removed after transfer to define the pixel electrode regions.

Figures 10A-10B illustrate another preferred process for fabricating pixel electrodes after transfer.

Figures 11A-11B illustrate a fabrication process for 30 titanium dioxide pixel electrodes

Figures 12A-12E illustrate a process sequence for fabricating color filter elements on an active matrix circuit.

-6-

Figures 13A-13C illustrate a process sequence for fabricating a color filter system on an optically transmissive substrate for a liquid crystal display.

Figures 14A-14C illustrate a process sequence in which the color filter system and pixel electrodes are formed on opposite sides of an insulating layer.

Figure 15 is a cross sectional view of a partially fabricated display device in which electrodes are fabricated over the transistor circuits.

10 Figure 16 is a top view of a preferred embodiment of a patterned pixel electrode.

Figure 17 is a top view of another preferred embodiment of a patterned pixel electrode.

Figure 18 is a top view of another preferred 15 embodiment for a patterned pixel electrode.

Detailed Description of Preferred Embodiment

A preferred embodiment of the invention is illustrated in the process flow sequence of Figures 1A-1D. As described in detail in U.S. Patent No. 5,206,749, the 20 contents of which are incorporated herein by reference, active matrix circuits for electronic displays can be fabricated in thin film single crystal silicon and transferred onto glass substrates for display fabrication. In Figure 1A a transistor 14 in an active matrix circuit has been formed with a thin film single crystal silicon layer 10 over an insulating layer on a silicon substrate 8 (not shown in subsequent Figures for clarity). The areas or regions 15 of the circuit in which pixel electrodes are to be formed are subjected to a silicon etch to expose the 30 underlying oxide and as illustrated in Figure 1B a transparent conductive pixel electrode 20 is then formed on or over the exposed oxide with a portion of the deposited electrode extending up the transistor sidewall 16 to the contact metalization 18 of the transistor 14. A

-7-

passivation layer 22 (Figure 1C) is then formed over the entire device, which is then transferred to a optically transparent substrate 24 as shown in Figure 1D. A transparent adhesive 26 as described in greater detail in U.S. Patent No. 5,256,562, the contents of which are incorporated herein by reference, is used to secure the circuit to the substrate 24. The composite structure 32 is then attached to a counterelectrode 30 and polarization elements (not shown) and a liquid crystal material 28 is then inserted into the cavity formed between the oxide layer 12 and the counterelectrode 30.

The above process offers several advantages including reduction of optical transmission losses that occur when using a silicon pixel as described in U.S. Patent No.

15 5,206,749, while at the same time using the smallest number of processing steps necessary to produce a dependable device with high yields and which are compatible with other processing requirements.

Another preferred embodiment of the invention is 20 illustrated in the process sequence of Figures 2A-2D. in Figure 1A, an array of transistors 40 is formed using a portion of the single crystal silicon layer 10. embodiment, only the data line metalization 42 is formed. As shown in Figure 2B, a portion of the single crystal 25 silicon of the transistor 40 is masked and the silicon area of each pixel electrode is removed to expose the underlying oxide 12. The mask (not shown) is removed and the transparent conductive electrode 44 such as indium tin oxide (ITO) is deposited with a contact region 46 being in 30 direct contact with the single crystal silicon. A low temperature oxide 48 is then formed on the circuit for passivation as shown in Figure 2C and the device transferred onto a glass or plastic substrate 24, as shown in Figure 2D, where an adhesive 26 is used to bond the 35 active matrix circuit to the substrate 24.

As described in previously incorporated U.S. Patent No. 5,206,749, the active matrix transistor circuits are formed in a single crystal silicon material having a silicon-on-insulator (SOI) structure prior to transfer. 5 The SOI structure can be fabricated using a number of techniques including recrystallization of non-single crystal silicon that has been deposited on a silicon dioxide layer formed on a single crystal silicon substrate (not shown in the figures for clarity). This silicon or 10 other semiconductor substrate can be removed by etching after bonding of the circuit to transparent substrate 24. Other methods for SOI structure fabrication including the bonding of two wafers with an adhesive and lapping of one. wafer to form a thin film and transfer of the thin film 15 onto glass, or alternatively by implantation of oxygen into a silicon wafer, can also be used.

Figure 3 illustrates a pixel electrode connection to the transistor 50 in which a second metalization 52 is used to connect the transparent conductive pixel material 54 to the transistor electrode metalization 56.

20

Another preferred embodiment for the fabrication of transmissive pixel electrodes is illustrated in the process sequence of Figures 4A-4D. Figure 4A shows a cross-sectional view of the transistor 60 circuit after removal of silicon from the pixel electrode area 62. In Figure 4B a low temperature oxide layer 64 is deposited before fabrication of the pixel electrode. In Figure 4C the passivation layer is cut 66 to expose the transistor metalization for the pixel electrode as well as to expose the pixel electrode area 62. The conductive transmissive pixel electrode 68 is then formed, as shown in Figure 4D, to cover the pixel electrode area, a portion of the passivation layer, and in contact with the exposed transistor metalization. The electrode 68 can cover all

PCT/US95/03365 WO 95/25983

or a portion of the transistor area which is useful for EL display fabrication.

Another preferred method of fabricating a conductive transparent pixel electrode is shown in Figure 5. 5 embodiment the pixel electrode metalization 72 to the transistor 70 extends off the transistor circuit area onto or over the exposed oxide 12. The transparent pixel electrode material 74 contacts the metalization in an offset contact area 76. A passivation layer (not shown) 10 is formed after deposition of the pixel electrode material 74. As discussed hereinafter, an electroluminescent material and/or color filter elements can be fabricated over the pixel electrodes in this and other embodiments described herein, and the resulting display circuit 15 transferred onto a second substrate when desired.

Another preferred embodiment is shown in the process sequence of Figures 6A-6D. In this embodiment, the circuit 80 is prepared through data line metalization as shown in Figure 6A. A via 82 is opened through the oxide layer 81 to the single crystal silicon material (Figure 6B). The via openings for each transistor circuit in the matrix are then prepared for pixel electrode material deposition by either a sputter etch, a surface treatment 84 of the silicon using a palladium or platinum chloride, 25 or alternatively, by deposition of a thin nickel layer. The pixel electrode material 86, which in the example is ITO, is formed on or over the prepared surface of the silicon exposed by the via (Figure 6C), followed by the deposition of the passivation layer 88 (Figure 6D).

20

30

Figure 7 illustrates an embodiment similar to that formed in Figures 6A-6D except that the via is filled with deposited metal plug or contact filler 90. The filler can be an electroless plated nickel or be formed by chemical vapor deposition of a metal such as tungsten in a step 35 separate from the formation of the other transistor

contact. This is followed by deposition and patterning of an ITO electrode 92 on or over the filler 90, the transistor sidewall and the pixel electrode area. This process provides for use of a different material for the pixel electrode contact than that used for data line metalization. This provides improved conduction to the ITO electrode material.

Additional preferred embodiments of the invention involve processes for fabricating active matrix pixel 10 electrodes after transfer of the active matrix circuit onto a transparent a substrate and exposure of the backside of the insulator on which the thin film single crystal silicon was formed. A process sequence illustrating this embodiment is shown in Figures 8A-8D. 15 Note that the transfer substrate is used but not shown in the figures for clarity. In this process a transferred active matrix circuit is prepared as shown in Figure 8A. A via 102 is formed through the insulator 12 to expose a contact area 104 of the silicon in the transistor circuit 20 as shown in Figure 8B. Surface treatment 106 of the exposed silicon as described previously can be applied if needed, also as shown in Figure 8B. A conductive transparent electrode material 108 is then deposited and patterned to make electrical contact to the transistor 25 circuit through the via 102 and simultaneously form the pixel electrodes (Figure 8C). As shown in Figure 8D, an additional metal layer 110 or other conductive material can be formed between the electrode material 108 and the contact area 104 to improve conductivity. Layer 110 can 30 also act as an opaque light shield on one side of the transistor circuit. A separate light shield region 120 can also be formed on the second side of the circuit in a manner similar to that described in greater detail in U.S. Patent Serial No. 5,256,562, the contents of which were 35 previously incorporated by reference.

Another preferred embodiment of the invention is described in connection with Figures 9A-9E. A transferred circuit 200 is shown in Figure 9A. The pixel electrode area is defined by the removal of the insulator region 210 to form apertures in the insulating layer. The contact area 215 is defined by via 230 shown in Figure 9B. The single crystal silicon is removed from the exposed pixel electrode area 220 in Figure 9C, and the via 230 to the transistor circuit is optionally treated 240 as shown in Figure 9D. The transparent pixel electrode material 250 is then formed in the via 230 and the pixel electrode area 220 as shown in Figure 9E. The device is now ready for final display fabrication as described previously.

A further embodiment shown in Figures 10A-10B

involves exposing a portion 300 of the single crystal silicon layer in which the transistor circuit is formed in the step shown in Figure 9B, and masking the portion of the circuit during removal of the silicon to form the structure shown in Figure 10A. The conductive transparent electrode 310 is formed as shown in Figure 10B that can directly contact the transistor circuit at contact area 300, or the exposed silicon can be treated prior to contact formation as described previously. A further passivation layer (not shown) can also be added to cover the pixel electrode 310 to provide electrical isolation, and planarization of the pixel area.

As pixel areas have become smaller, the use of more resistive metal oxides having more suitable optical properties for transmissive displays has become a possibility. Metal oxides such as zinc oxide, titanium oxide, and tin oxide having transmissivities of 99% can be used rather than ITO even though the resistivities of these materials can be 10-1000 times that of ITO. The fabrication of a titanium dioxide pixel electrode is shown in Figures 11A-11B. This process or other metal oxides or

-12-

metal nitrides can be used in any of the processes described elsewhere herein for forming pixel electrodes after or during transistor fabrication. In this process two electrode layers 330, 340 are formed which are separated by an insulator 345. First layer 330 acts as a ground plane and is electrically connected to the electrode 350 on the opposite side of the liquid crystal material 360. This structure provides improved electrical isolation for the pixel electrode 340 that actuates the pixel element. An interconnect 348 is used to connect electrode 340 to the transistor in an area outside of the region occupied by electrode 330. Color filters can be used in this embodiment as well.

Figures 12A-12E illustrate another preferred process 15 flow sequence for fabrication of a color filter system that can be used without limitation, for example with transmissive displays, emissive displays, head mounted displays or projection displays. In particular, the color filters are polyimide color filters. More specifically, 20 the color filter illustrated is a PiC Green 02 polyimide filter material available from Brewer Science, Inc. of Rolla, Missouri. Blue and red filter materials are also available from the same source and use substantially the same processing sequence as described hereinafter. described elsewhere herein, other color separation and selection techniques can also be employed that are compatible with conventional semiconductor photolithography and processing methods.

As shown in Figure 12A, a pixel element 410 having an electrode 412 and a transistor 414 is formed on an insulating layer 415. An optional nitride layer 420 can be formed over the pixel element 410, as shown in Figure 12B. An optional adhesion promoter (not shown) can next be coated and baked onto the nitride layer 420. The adhesion promotor can be APX K-1, also provided by Brewer

Science, Inc., which can be spun onto the wafer at 5000 RPM, and then baked in an oven. In a preferred embodiment, however, an adhesion promoter is not used.

A layer of polyimide, such as PiC Green 02 is spun on over the circuit at a speed of 1000-4000 rpm for 90 seconds. The resulting structure is shown in Figure 12C. The polyimide layer 430 is about 0.5 to 5 microns thick. In a preferred embodiment, the polyimide layer 430 is about 1 to 2 microns thick. The structure is then subjected to a solvent removal bake at 120°C for 60 seconds on a hotplate for example. It should be noted that a the particular conditions of the solvent bake is not critical. The structure is then subjected to a second or "beta" bake at 175°C on a hotplate for 90 seconds in vacuum contact. It is critical that the temperature be uniform in the beta bake step because the beta bake defines the develop processing characteristics.

As shown in Figure 12D, a photoresist pattern 440 is applied to the structure. The positive photoresist is coated, baked and exposed to ultraviolet light 450 using a mask (not shown) at 1.5 to 2 times the normal dosage. The pattern is then developed with a standard fluid developer for 40 seconds. The developer is preferably a metal ion free developer such as Shipely MF-312. The polyimide 430 will develop with the photoresist. The structure is then rinsed in water and dried with nitrogen or clean compressed air.

The photoresist 440 is then removed with a commercially available carbon based solvent, such as 30 Safestrip from Brewer Science, Inc., which is spun onto the structure. The resulting color filter structure 435 shown in Figure 12E is then hard baked between 200° and 280°C for one hour in an oven. In a preferred embodiment, the baked temperature is 230°C.

PCT/US95/03365 WO 95/25983

The above process is repeated for the red and the blue color filters to provide a full color liquid crystal display or EL display. The spin speed and bake temperature are varied as needed depending upon the size 5 of the color filter element. After the color filter elements are completed, the resulting structure is encapsulated using a layer of silicon nitride, oxynitride or silicon oxide. An optically clear polyimide layer can also be used for encapsulation and planarization. 10 circuit can then be transferred onto a second substrate in accordance with previously described procedures depending upon the type of display being fabricated.

Another preferred embodiment uses red, blue, and green polyimides which incorporate photosensitive In this embodiment, the polyimides are put on, exposed and developed. No photoresist is needed using this process. In another preferred embodiment, a filter fabrication process using negative photoresist materials is employed to form an array of color filter elements.

20

To form a first color filter on each pixel electrode, a pigment is dispersed in a negative resist material and applied as a film. Such colored negative photoresist materials are commercially available. A portion of the film is exposed to light. The remainder of the film is 25 masked (not shown) such that it is not exposed to the light. The exposed portion of the film is developed in the presence of the light to form a first color filter element. The undeveloped portion of the film is removed, leaving a pattern of first color filter elements adjacent 30 to each pixel electrode. Second and third color filter elements are formed in a similar manner as the first color filter elements.

10

Optionally, a matrix array of opaque (or black) elements can be formed over or adjacent the transistor region of each pixel electrode as well as over the interprise spaces. Each opaque element serves to absorb 5 light and provide a uniform background.

In other preferred embodiments, a color filter array is formed adjacent to the active matrix circuitry by applying a color photographic development process for each color which uses color-coupler containing developers.

A black and white silver halide emulsion layer is formed adjacent to each pixel electrode of the active matrix. The formation of color filter elements utilizing a silver halide emulsion can be reviewed in greater detail in U.S. Patent No. 4,400,454. An isolation layer such as SiO2, is formed over the active matrix and patterned to expose the portion of the emulsion layer adjacent each pixel electrode. This portion of the emulsion layer is exposed to light to provide silver particles. A first developer containing a color coupler is added to each exposed region of the emulsion layer. As such, a dye of a 20 first color is then formed in each region. Next, the silver is removed by bleaching or rehalogenating for each region.

Portions of the unexposed silver halide emulsion layer electrode adjacent to each pixel are then exposed to light through a patterned isolation layer formed over the active matrix. A second developer containing a color coupler is added to each exposed region of the emulsion layer to form a dye of a second color in each region. 30 Next, the silver is removed by bleaching or rehalogenating for each region.

The remaining portions of the unexposed silver halide emulsion layer adjacent to the pixel electrodes are then exposed to light through a patterned isolation layer. A 35 third developer containing a color coupler is added to

-16-

each exposed region of the emulsion layer to form a dye of a third color in each region. Next, the silver is removed by bleaching or rehalogenating for each region. The isolation layer is removed and any silver halide remaining in the emulsion layer is removed by fixing. An array of color filter elements are thus formed adjacent to each pixel electrode.

Alternatively, a color filter array can be formed by applying a color photographic development process which uses developers containing dye developers. To accomplish this, the above-described process is performed using developers containing dye developers instead of developers containing color couplers. After processing such as that described in the Figures the thin film with the formed color filter elements can than be transferred, if necessary, for further processing prior to final display fabrication.

The above procedures use a process in which the color filters are placed directly on the circuit wafer before 20 transfer. This minimizing aberrations and eliminates the need for mechanical alignment which can be particularly difficult with smaller pixel sizes. An alternative embodiment is to put the color filter system on one side of the transfer substrate such as the glass substrate 500 25 in a transmissive liquid crystal display as illustrated in the process sequence of Figures 13A-13C. Processing is the same to form the colored pixels. A formed green color filter element 510 is shown in Figure 13A. The blue and red filter elements are then formed as shown in Figure 13B 30 and the circuit is then aligned with and transferred onto the color filter substrate 500 with the pixel electrodes and color filter elements bonded by an adhesive 540. After alignment the pieces are locked into place using UV cured adhesive tacks, mechanical fixture or laser spot 35 tacking, and then oven baked to achieve the full cure on

-17-

the transfer adhesive. A liquid crystal display is fabricated in accordance with this method is shown in the cross sectional view of Figure 13C where pixel electrodes 550, 560 are separated from correlated aligned color filter elements 510, 520 by a thin adhesive layer 540 that is about 1-5 microns thick. Transistors 580 actuate the electrodes to control the transmission of light at each pixel through the liquid crystal material 590,

Figures 14A-14C illustratas a process similar to that
shown in Figures 8A-8D, except that color filter elements
600 are fabricated after transistor 100 formation and
prior to transfer and fabrication of the pixel electrodes
on the opposite side of the insulator 12 (Figure 14A).
Figure 14B shows the structure after transfer onto
substrate 620 with adhesive 610 and exposure of transistor
contact 104. Figure 14C shows the device after electrode
108 formation on the opposite side of insulator 12. The
electrode 108 can be formed on the opposite side of
insulator 12 using the various methods previously
described herein.

As display resolutions increase, the demand for real estate may increase such that the electrodes and transistors are formed in separate layers as shown in Figure 15. As shown, a transistor circuit 714 is formed on a insulating layer 715. An insulator 720 is deposited over the transistor. An electrode 712 is formed over the insulator 720 or adhesive. The electrode 712 is interconnected to the transistor circuit 714 by an interconnect 713 through the insulator layer 720. This way, pixel elements having stacked electrodes 712 and transistors circuit 714 can be fabricated in an array of pixels. An EL stack 730 employing a white phosphor layer and color filter elements as described elsewhere herein, and in U.S. Serial No. 07/943,896 filed on September 11, 1992 which is incorporated herein by reference, are then

30

fabricated over electrode 712, either by monolithic fabrication or transfer and alignment on a prefabricated EL stack 730 or incorporation into a liquid crystal display.

Figures 16-18 are top views of patterned pixel 5 electrodes for three preferred embodiments of an active matrix of a flat panel display. In these embodiments regions of the silicon material in an SOI structure are removed to form a pattern in each electrode. 10 electrode pattern can be in the form of a checkerboard pattern as shown in Figure 16 in which an aray of separated squares have been removed, a linear grid as shown in Figures 17 and 18, a serpentine shape, or other suitable aperture geometry to reduce transmission loss through each pixel electrode. The individual pixel electrode 810 as shown in Figure 16 initially comprises a solid layer of single crystal silicon. However, the element is processed such that areas 820 of silicon are removed and regions 815 of silicon remain. As shown in Figure 17 such, the resulting pixel electrode 830 20 resembles a grid. The open areas 835 have a width (W1) in a range of 1-6 microns and the strips 840 of electrode material have a width (W2) of in a range of about 1-6 microns. In a preferred embodiment, there are 8-10 removed areas 835 on the pixel electrode 830. Areas 835 25 and stips 840 in Figure 17 both have widths of about 2.5 In Figure 18 the pixel electrode 850 has removed microns. areas or apertures 860 and strips 870 of electrode material that are both about 3 microns in width.

The grid provides an aperture through each pixel electrode that improves transmission of light by reducing interference effects and also reducing reflection, absorption, and scattering caused by the pixel material. One advantage of the grid-shaped pixels is the increased 35 light transmission through the active matrix, which

-19

results in brighter displayed images. Another advantage is that grid-shaped pixels minimize thickness variations in the single crystal silicon layer. These thickness variations cause light absorption or interference, which reduces the light transmission through the active matrix. By minimizing thickness variations, brighter displayed images can be provided.

<u>Equivalents</u>

While this invention has been particularly shown and described with reference to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.

-20-

Claims

We claim:

5

10

15

20

1. A method of forming an active matrix display comprising:

forming an array of transistor circuits with a semiconductor layer over a first substrate the semiconductor layer having openings to define pixel electrode regions;

forming an array of pixel electrodes in each of the pixel electrode regions, each pixel electrode being electrically connected to one of the transistor circuits; and

transferring the array of transistor circuits and the array of pixel electrodes from the first substrate onto a second substrate.

- 2. The method of Claim 1 further comprising forming an insulating first substrate by forming a thin film of silicon dioxide on a silicon substrate and forming the semiconductor layer comprising single crystal silicon on the silicon dioxide.
- 3. The method of Claim 2 wherein the transferring step further comprises bonding the array of pixel electrodes and transistor circuits to an optically transmissive substrate.
- 25 4. The method of Claim 3 further comprising etching the silicon substrate to remove the active matrix from the substrate, the thin film insulating layer being optically transmissive.

- 5. The method of Claim 1 further comprising forming a color filter array over the pixel electrodes.
- 6. The method of Claim 5 wherein the color filter forming step comprises forming a polyimide film over each pixel electrode and heat treating the polyimide film.

5

15

20

- 7. The method of Claim 1 wherein the pixel electrode forming step comprises forming regions of a metal oxide or a metal nitride.
- 10 8. The method of Claim 1 wherein pixel electrode forming step comprises forming regions of indium tin oxide.
 - 9. A method of forming an active matrix display comprising:

forming a semiconductor layer over an insulating layer and a first substrate;

forming an array of transistor circuits with the semiconductor layer;

transferring the array of transistor circuits and the insulating layer from the first substrate onto a second substrate; and

removing portions of the insulating layer to define an array of pixel electrode apertures extending through the insulating layer.

10. The method of Claim 9 further comprising forming the semiconductor layer with single crystal silicon, removing portions of the single crystal silicon to define pixel electrode regions and forming the insulating substrate layer over the first comprising forming a thin film of silicon dioxide on a silicon substrate.

PCT/US95/03365

5

15

- 11. The method of Claim 10 wherein the transferring step further comprises bonding the array of transistor circuits to an optically transmissive substrate and after the removing step forming an array of pixel electrodes in the array of apertures.
- 12. The method of Claim 11 further comprising etching the silicon substrate to remove the active matrix from the substrate, the thin film insulating layer being optically transmissive.
- 10 13. The method of Claim 9 further comprising forming a color filter array over the pixel electrodes regions.
 - 14. The method of Claim 13 wherein the color filter forming step comprises forming a polyimide film over each pixel electrode and heat treating the polyimide film.
 - 15. An active matrix liquid crystal display comprising:
 an array of transistor circuits formed with a
 semiconductor layer extending in a plane over an
 insulating layer;
- an array of pixel electrodes positioned in the plane of the semiconductor layer over regions of the insulating layer; and
 - a liquid crystal material positioned between the array of pixel electrodes and a counterelectrode.
- 25 16. The active matrix liquid crystal display of Claim 15 wherein the semiconductor layer comprises single crystal silicon having an array of openings to define pixel electrode regions and the insulating layer comprises a thin film of silicon dioxide.

PCT/US95/03365

- 17. The active matrix liquid crystal display of Claim 15 further comprising an adhesive that bonds the array of pixel electrodes and transistor circuits to an optically transmissive substrate.
- 5 18. The active matrix liquid crystal display of Claim 15 further comprising a color filter array over the pixel electrodes.
- 19. The active matrix liquid crystal display of Claim 18 wherein the color filter array comprises a polyimidefilm over each pixel electrode.
 - 20. The active matrix liquid crystal display of Claim 15 wherein each pixel electrode comprises a metal oxide or a metal nitride.
- 21. The active matrix liquid crystal display of Claim 15 wherein each pixel electrode comprises regions of indium tin oxide.
 - 22. An active matrix liquid crystal display comprising:
 an array of transistor circuits formed with a
 semiconductor layer over an insulating layer
 extending in a plane;

20

an array of pixel electrodes each pixel electrode conductively contacting a transistor circuit and positioned in the plane of the insulating layer;

a liquid crystal material positioned between the array of pixel electrodes and a counterelectrode.

-24-

23. The active matrix liquid crystal display of Claim 22 wherein the semiconductor layer comprises single crystal silicon having openings to define pixel electrode regions and the insulating layer comprises a thin film of silicon dioxide having apertures corresponding to the pixel electrode regions.


5


10


- 24. The active matrix liquid crystal display of Claim 22 further comprising a color filter array, each color filter including a polyimide film aligned with each pixel electrode.
- 25. The active matrix liquid crystal display of Claim 22 wherein each pixel electrode comprises a semiconductor oxide.
- 26. The active matrix liquid crystal display of Claim 22wherein each pixel electrode comprises regions of indium tip oxide.


PCT/US95/03365


1/12


































WO 95/25983













FIG. 4D
















































PCT/US95/03365



Inte mal Application No PCT/US 95/03365

		, 1	PCT/US 95/03365
A. CLASSI IPC 6	IPICATION OF SUBJECT MATTER		
IPL B	G02F1/136		
•		•	
According t	o International Patent Classification (IPC) or to both national	classification and IPC	
	SEARCHED		
Minimum d IPC 6	ocumentation searched (classification system followed by clas GO2F	sification symbols)	•
1.00	,		
		that mak dammagte an indivi	ad in the Gulde secretary
Documental	tion searched other than minimum documentation to the exten	t digt such documents are includ	en til me meren sestenen
Electronic d	ata base consulted during the international search (name of da	ta hase and, where practical, se	arch terms used)
LACEBOLE G			•
		,	•
C. DOCUM	TENT'S CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of	the relevant passages	Relevant to claim No.
X	EP-A-0 486 318 (SEIKO INSTR I	(C) 20 Mav	1-5
^	1992	,,	1
Y			6
	see column 27, paragraph 2 - 1	last	,
	paragraph; figures 19A-G see column 35, paragraph 2		
Y	EP,A,O 248 905 (KYODO PRINTING	G) 16	6
	December 1987		
	see abstract		
X	WO-A-92 12453 (KOPIN) 23 July	15	
A		1-4,9,22	
	see page 17, paragraph 1; cla & US-A-5 206 749	ims; figures	
	cited in the application		
			1
		-/	ł
			
X Part	ther documents are listed in the continuation of box C.	Y Patent family roe	mbers are listed in annex.
* Special ca	ntegories of cited documents;	ere late decrees white	shed after the international filing date
"A" docum	ent defining the general state of the art which is not	or priority date and	not in conflict with the application but he principle or theory underlying the
	tered to be of particular relevance document but published on or after the international	invention	ar relevance; the claimed invention
filing	date	cannot be considered	i novel or cannot be considered to step when the document is taken alone
which	ent which may throw doubts on priority claim(s) or is cited to establish the publication date of another	"Y" document of particul	ar relevance; the claimed invention
O' docum	m or other special reason (as specified) nent referring to an oral disclosure, use, exhibition or	document is combin	d to involve an inventive step when the ad with one or more other such docu-
	means ment published prior to the international filing date but	in the art.	ation being obvious to a person skilled
	than the priority date claimed	'&' document member o	
Date of the	e actual completion of the international search	Date of mailing of th	e international search report
	5 July 1995		1 9, 07, 95
		And	1 01 011 0
Name and	mailing address of the ISA European Patent Office, P.B. 5818 Patentian 2	Authorized officer	
	NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo ul,	Wangal	н
	Pax: (+31-70) 340-3016	Wongel,	

Ints. onal Application No PCT/US 95/03365

	The second secon	PC1/US 95/03365		
C.(Continual Category *	cion) DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
Χ.	EP-A-0 474 474 (SEIKO INSTR INC) 11 March 1992	15		
\ [see figures 44,45; examples 33,66	1-3,5,8		
		·		
	•			
		·		
	·			
	,	·		
•				
	·			
	,			
•				
	·			
	·			

information on patent family members

Inta onal Application No PCT/US 95/03365

Patent document ited in search report				Publication date	
EP-A-0486318	20-05-92	JP-A-	5127190 4262576	25-05-93 17 - 09-92	
		JP-A-	4202576	04-11-92	
		JP-A-	4311929	05-11-92	
		JP-A- JP-A-	4313734 4180675	26-06-92	
		US-A-	5347154	13-09-94	
	16-12-87	JP-A-	61180202	12-08-86	
EP-A-248905	10 12 07	JP-A-	61180203	12-08-86	
	•	AU-B-	575243	21-07-88	
	•	AU-A-	5395886	26-08 - 86	
		WO-A-	8604688	14-08-86	
		ÜS-A-	5176971	05-01 -9 3	
		US-A-	4837098	06-06-89	
WO-A-9212453	23-07-92	US-A-	5206749	27-04-93	
MO V ACTUADO	20 0:	EP-A-	0565588	20-10-93	
		JP-T-	6504139	12-05-94	
		us-A-	5396304	07-03-95	
		US-A-	53769 7 9	27-12-94	
		US-A-	5377031	27-12-94	
		US-A-	5362671	08-11-94	
		US-A-	5258320	02-11-93	
		US-A-	5317236	31-05-94	
	•	US-A-	5258325	02-11-93	
		US-A-	5317436	31-05-94	
		US-A-	5376561	27-12-94 26-10-93	
	•	US-A- US-A-	5256562 5331149	19-07-94	
	11-03-92	JP-A-	4115230	16-04-92	
EP-A-0474474	11.03.35	JP-A-	4362924	15-12-92	
		JP-A-	4115231	16-04-92	
	•	JP-A-	4115232	16-04-92	
	•	JP-A-	4116623	17-04-92	
		JP-A-	4128717	30-04-92	
		JP-A-	4133034	07-05-92	
		JP-A-	4133035	07-05-92	
		JP-A-	4133036	07-05-92	
		JP-A-	4312967	04-11-92	

Information on patent family members

Ini ional Application No
PCT/US 95/03365

Patent document cited in search report	Publication date	Patent family member(s)		Publication date	
EP-A-0474474		CA-A-	2050736	06-03-92	
	•.				
		•			
•					
•					
		•			
		•			
			:		
				•	
·					
•					
		•			